Xilinx Virtex-4 RocketIO User Manual page 309

Multi-gigabit transceiver
Hide thumbs Also See for Virtex-4 RocketIO:
Table of Contents

Advertisement

R
Table C-17: Dynamic Reconfiguration Port Memory Map: MGTB Address 4A–4E
Bit
4A
Def
15
14
13
12
SH_INVALID_CNT_MAX
11
10
9
8
RESERVED
N/A
[15:0]
7
6
5
4
3
2
1
0
Notes:
1. The default X depends on the operation. See
2. This attribute should never be changed from the default setting. Otherwise the MGT can operate below optimum levels, compromising overall performance.
Virtex-4 RocketIO MGT User Guide
UG076 (v4.1) November 2, 2008
4B
Def
[7:0]
N/A
SH_CNT_MAX
[7:0]
Table C-28, page 320
for details.
www.xilinx.com
Address
4C
Def
4D
0
BANDGAPSEL
0
0
0
RESERVED
[5:0]
0
0
0
0
BIASRESSEL
RXEQ
[31:16]
0
0
0
0
RESERVED
[7:0]
0
0
0
0
Memory Map
Def
4E
(2)
0
TXDAT_PRDRV_DAC
(2)
[1:0]
0
1
TXASYNCDIVIDE[0]
1
TXPOST_TAP_PD
1
1
TXPOST_TAP_DAC
1
[4:0]
0
0
1
RESERVED
[1:0]
1
1
0
TXDAT_TAP_DAC
1
[4:0]
1
0
(1)
Def
1
1
X
1
0
1
1
1
0
0
0
1
0
1
1
0
309

Advertisement

Table of Contents
loading

Table of Contents