Flash Memory Version; Functions To Inhibit Rewriting Flash Memory Rewrite; Stop Mode; Wait Mode - Renesas M16C FAMILY series Hardware Manual
16-bit single-chip microcomputer
Hide thumbs
Also See for M16C FAMILY series:
- User manual (380 pages) ,
- Hardware manual (257 pages) ,
- User manual (501 pages)
Table of Contents
Advertisement
M
1
6
C
2 /
8
G
o r
u
p
(
M
1
6
C
20.14 Flash Memory Version
20.14.1 Functions to Inhibit Rewriting Flash Memory Rewrite
ID codes are stored in addresses 0FFFDF
and 0FFFFB
. If wrong data are written to theses addresses, the flash memory cannot be read or written
16
in standard serial I/O mode.
The ROMCP register is mapped in address 0FFFFF
memory cannot be read or written in parallel I/O mode.
In the flash memory version of microcomputer, these addresses are allocated to the vector addresses (H)
of fixed vectors. The b3 to b0 in address 0FFFFF
20.14.2 Stop Mode
When the microcomputer enters stop mode, execute the instruction which sets the CM10 bit to "1"(stop
mode) after setting the FMR01 bit to "0"(CPU rewrite mode disabled) and disabling the DMA transfer.
20.14.3 Wait Mode
When the microcomputer enters wait mode, excute the WAIT instruction after setting the FMR01 bit to
"0"(CPU rewrite mode disabled).
20.14.4 Low Power Dissipation Mode, On-Chip Oscillator Low Power Dissipation Mode
If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.
• Program
• Block erase
20.14.5 Writing Command and Data
Write the command code and data at even addresses.
20.14.6 Program Command
Write 'xx40
' in the first bus cycle and write data to the write address in the second bus cycle, and an
16
auto program operation (data program and verify) will start. Make sure the address value specified in the
first bus cycle is the same even address as the write address specified in the second bus cycle.
20.14.7 Operation Speed
When CPU clock source is main clock, before entering CPU rewrite mode (EW mode 0 or 1), select 10
MHz or less for CPU clock using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1
register. Also, when CPU clock is f
(EW mode 0 or 1), set the ROCR3 to ROCR2 bits in the ROCR register to "divied by 4" or "divide by 8".
On both cases, set the PM17 bit in the PM1 register to "1" (with wait state).
20.14.8 Instructions Inhibited Against Use
The following instructions cannot be used in EW mode 0 because the flash memory's internal data is
referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction
R
e
. v
2
0 .
0
J
a
. n
3
, 1
2
0
0
7
R
E
J
0
9
B
0
0
4
7
0 -
2
0
0
2 /
, 8
M
1
6
C
2 /
8
) B
(ROC) on-chip oscillator clock, before entering CPU rewrite mode
3
page 375
f o
3
8
5
, 0FFFE3
, 0FFFEB
16
16
. If wrong data is written to this address, the flash
16
are reserved bits. Set these bits to "1111
16
, 0FFFEF
, 0FFFF3
16
16
20. Precautions
, 0FFFF7
,
16
16
".
2
Advertisement
Table of Contents
