I 2 C0 Start/Stop Condition Control Register (S2D0 Register); Bit0-Bit4: Start/Stop Condition Setting Bits (Ssc0-Ssc4); Bit5: Scl/Sda Interrupt Pin Polarity Select Bit (Sip); Bit6 : Scl/Sda Interrupt Pin Select Bit (Sis) - Renesas M16C FAMILY series Hardware Manual
16-bit single-chip microcomputer
Hide thumbs
Also See for M16C FAMILY series:
- User manual (380 pages) ,
- Hardware manual (257 pages) ,
- Hardware manual (468 pages)
Table of Contents
Advertisement
M
1
6
C
2 /
8
G
o r
u
p
(
M
1
6
C
2
16.8 I
C0 START/STOP Condition Control Register (S2D0 Register)
The S2D0 register controls the START/STOP condition detections.
16.8.1 Bit0-Bit4: START/STOP Condition Setting Bits (SSC0-SSC4)
The SCL release time and the set-up and hold times are mesured on the base of the I
(V
). Therefore, the detection conditions changes, depending on the oscillation frequency (X
IIC
2
I
C bus system clock select bits. It is necessary to set the SSC4 to SSC0 bits to the appropriate value to
set the SCL release time, the set-up and hold times by the system clock frequency (See Table 16.10). Do
not set odd numbers or "00000
SSC4 to SSC0 bits at each oscillation frequency in standard clock mode. The detection of START/STOP
conditions starts immediately after the ES0 bit in the S1D0 register is set to "1" (I
abled).
16.8.2 Bit5: SCL/SDA Interrupt Pin Polarity Select Bit (SIP)
The The SIP bit detect the rising edge or the falling edge of the SCL
interrupts. The SIP bit selects the polarity of the SCL
16.8.3 Bit6 : SCL/SDA Interrupt Pin Select Bit (SIS)
The SIS bit selects a pin to enable SCL/SDA interrupt.
NOTES:
1. The SCL/SDA interrupt request may be set when changing the SIP, SIS and ES0 bit settings in the
S1D0 register. When using the SCL/SDA interrupt, set the above bits, while the SCL/SDA interrupt is
disabled. Then, enable the SCL/SDA interrupt after setting the SCL/SDA bit in the IR register to "0".
16.8.4 Bit7: START/STOP Condition Generation Select Bit (STSPSEL)
The STSPSEL bit selects the set-up/hold times, based on the I2C system clock cycles, when the START/
STOP condition is generated (See Table 16.8). Set the STSPSEL bit to "1" if the I
frequency is over 4MHz.
R
e
. v
2
0 .
0
J
a
. n
3
, 1
2
0
0
7
R
E
J
0
9
B
0
0
4
7
0 -
2
0
0
2 /
, 8
M
1
6
C
2 /
8
) B
" to the SSC4 to SSC0 bits. Table 16.2 shows the reference value to the
2
page 272
f o
3
8
5
16. MULTI-MASTER I
or SDA
MM
or the SDA
for interrupt.
MM
MM
2
C bus INTERFACE
2
C bus system clock
) and the
IN
2
C bus interface en-
to generate SCL/SDA
MM
2
C bus system clock
Advertisement
Table of Contents
