I/O Port Function Select - Renesas M16C FAMILY series Hardware Manual
16-bit single-chip microcomputer
Hide thumbs
Also See for M16C FAMILY series:
- User manual (380 pages) ,
- Hardware manual (257 pages) ,
- Hardware manual (197 pages)
Table of Contents
Advertisement
M
1
6
C
2 /
8
G
o r
u
p
(
M
1
6
C
13.6 I/O Port Function Select
The value in the G1FE and G1FS registers decides which IC/OC pin to be an input or output pin.
In SR waveform generating mode, two channels, a set of even channel and odd channel, are used every
output waveform, however, the waveform is output from an even channel only. In this case, the correspond-
ing pin to the odd channel can be used as an I/O port.
Table 13.11 Pin setting for Time Measurement and Waveform Generating Functions
Pin
IFE FSC MOD1 MOD0 Port Direction
P2
/INPC1
/
0
7
7
OUTC1
1
7
1
1
1
P2
/INPC1
/
0
6
6
OUTC1
1
6
1
1
1
P2
/INPC1
/
0
5
5
OUTC1
1
5
1
1
1
P2
/INPC1
/
0
4
4
OUTC1
1
4
1
1
1
P2
/INPC1
/
0
3
3
OUTC1
1
3
1
1
1
P2
/INPC1
/
0
2
2
OUTC1
1
2
1
1
1
P2
/INPC1
/
0
1
1
OUTC1
1
1
1
1
1
P2
/INPC1
/
0
0
0
OUTC1
1
0
1
1
1
IFE: IFEj (j=0 to 7) bits in the G1FE register.
FSC: FSCj (j=0 to 7) bits in the G1FS register.
MOD2 to MOD1: Bits in the G1POCRj (j=0 to 7) register.
R
e
. v
2
0 .
0
J
a
. n
3
, 1
2
0
0
7
R
E
J
0
9
B
0
0
4
7
0 -
2
0
0
2 /
, 8
M
1
6
C
2 /
8
) B
X
X
X
Determined by PD2
1
X
X
Determined by PD2
0
0
0
Single-phase Waveform Output
0
0
1
Determined by PD2
0
1
0
Phase-delayed Waveform Output
X
X
X
Determined by PD2
1
X
X
Determined by PD2
0
0
0
Single-phase Waveform Output
0
0
1
SR Waveform Output
0
1
0
Phase-delayed Waveform Output
X
X
X
Determined by PD2
1
X
X
Determined by PD2
0
0
0
Single-phase Waveform Output
0
0
1
Determined by PD2
0
1
0
Phase-delayed Waveform Output
X
X
X
Determined by PD2
1
X
X
Determined by PD2
0
0
0
Single-phase Waveform Output
0
0
1
SR Waveform Output
0
1
0
Phase-delayed Waveform Output
X
X
X
Determined by PD2
1
X
X
Determined by PD2
0
0
0
Single-phase Waveform Output
0
0
1
Determined by PD2
0
1
0
Phase-delayed Waveform Output
X
X
X
Determined by PD2
1
X
X
Determined by PD2
0
0
0
Single-phase Waveform Output
0
0
1
SR Waveform Output
0
1
0
Phase-delayed Waveform Output
X
X
X
Determined by PD2
1
X
X
Determined by PD2
0
0
0
Single-phase Waveform Output
0
0
1
Determined by PD2
0
1
0
Phase-delayed Waveform Output
X
X
X
Determined by PD2
1
X
X
Determined by PD2
0
0
0
Single-phase Waveform Output
0
0
1
SR Waveform Output
0
1
0
Phase-delayed Waveform Output
page 163
f o
3
8
5
7
, Input to INPC1
is always active P2
7
7
, SR Waveform Output mode
7
6
, Input to INPC1
is always active P2
6
6
5
, Input to INPC1
is always active P2
5
5
, SR Waveform Output mode
5
4
, Input to INPC1
is always active P2
4
4
3
, Input to INPC1
is always active P2
3
3
, SR Waveform Output mode
3
2
, Input to INPC1
is always active P2
2
2
1
, Input to INPC1
is always active P2
1
1
, SR Waveform Output mode
1
0
, Input to INPC1
is always active P2
0
0
13. Timer S
Port Data
P2
7
INPC1
7 or
7
OUTC1
7
P2
7
OUTC1
7
P2
6
INPC1
6 or
6
OUTC1
6
OUTC1
6
OUTC1
6
P2
5
INPC1
5 or
5
OUTC1
5
P2
5
OUTC1
5
P2
4
INPC1
4 or
4
OUTC1
4
OUTC1
4
OUTC1
4
P2
3
INPC1
3 or
3
OUTC1
3
P2
3
OUTC1
3
P2
2
INPC1
2 or
2
OUTC1
2
OUTC1
2
OUTC1
2
P2
1
INPC1
1 or
1
OUTC1
1
P2
1
OUTC1
1
P2
0
INPC1
0 or
0
OUTC1
0
OUTC1
0
OUTC1
0
Advertisement
Table of Contents
