Renesas M16C FAMILY series Hardware Manual page 295
16-bit single-chip microcomputer
Hide thumbs
Also See for M16C FAMILY series:
- User manual (380 pages) ,
- Hardware manual (257 pages) ,
- Hardware manual (468 pages)
Table of Contents
Advertisement
M
1
6
C
2 /
8
G
o r
u
p
(
M
1
6
C
Figure 16.16 Start condition generation timing diagram
I
write signal
Figure 16.17 Stop condition generation timing diagram
Table 16.8 Start/Stop generation timing table
S
G
S
e
u t
p
i t
m
e
H
o
d l
i t
m
e
NOTE:
1. Actual time at the time of V
As mentioned above, when the MST and TRX bits are set to "1", START condition or STOP condition mode
is entered by writing "1" or "0" to the BB flag in the S10 register and writing "0" to the PIN bit and 4 low-order
bits in the S10 register at the same time. Then SDA
and SDA
is set to low-level ("L") in the STOP condition standby mode. When the S00 register is set, the
MM
START/STOP conditions are generated. In order to set the MST and TRX bits to "1" without generating the
START/STOP conditions, write "1" to the 4 low-order bits simultaneously. Table 16.9 lists functions along
with the S10 register settings.
Table 16.9 S10 Register Settings and Functions
S
1
0
M
S
T
T
R
X
B
B
1
1
1
1
1
0
0
1 /
0
1 /
-
R
e
. v
2
0 .
0
J
a
. n
3
, 1
2
0
0
7
R
E
J
0
9
B
0
0
4
7
0 -
2
0
0
2 /
, 8
M
1
6
C
2 /
8
) B
2
I
C0 data shift register
write signal
S
CL
S
DA
2
C0 data shift register
S
CL
S
DA
a t
t r
S /
o t
p
C
o
n
d
t i
o i
n
e
n
r e
t a
o i
n
S
e
e l
t c
B
t i
0
1
0
1
= 4MHz, The contents in () denote cycle numbers.
IIC
R
e
g
t s i
r e
S
e
t t
n i
g
s
P
N I
A
L
A
A
S
A
S
0
0
0
0
0
0
0
0
0
0
1
1
1
page 275
f o
3
8
5
16. MULTI-MASTER I
Setup
Hold
time
time
Hold
Setup
time
time
S
a t
n
d
a
d r
C
o l
k c
M
o
d
e
µ
5
0 .
s
2 (
0
c
c y
e l
) s
µ
1
3
0 .
s
5 (
2
c
c y
e l
) s
µ
5
0 .
s
2 (
0
c
c y
e l
) s
µ
1
3
0 .
s
5 (
2
c
c y
e l
) s
is left open in the START condition standby mode
MM
L
R
B
S
e
t t
n i
g
u
p
h t
e
S
T
A
0
t
a r
n
s
m
t i
m
o
d
e
S
e
t t
n i
g
u
p
h t
e
S
T
O
0
t
a r
n
s
m
t i
m
o
d
e
S
e
t t
n i
g
u
p
e
a
c
h
c
o
1
I
2
C
s
a t
u t
s
e r
i g
t s
r e
2
C bus INTERFACE
H
g i
h
s -
p
e
e
d
C
o l
k c
µ
2
5 .
s
1 (
0
c
c y
e l
µ
6
5 .
s
2 (
6
c
c y
e l
µ
2
5 .
s
1 (
0
c
c y
e l
µ
6
5 .
s
2 (
6
c
c y
e l
F
u
n
t c
o i
n
R
T
c
o
n
d
t i
o i
n
s
a t
n
d
b
y
n i
P
c
o
n
d
t i
o i
n
s
a t
n
d
b
y
n i
m
m
m
u
n
c i
t a
o i
n
m
o
d
e
r (
f e
r e
)
M
o
d
e
) s
) s
) s
) s
m
a
t s
r e
a
t s
r e
o t
1
6
5 .
Advertisement
Table of Contents
