Base Timer Reset Register(G1Btrr) - Renesas M16C FAMILY series Hardware Manual
16-bit single-chip microcomputer
Hide thumbs
Also See for M16C FAMILY series:
- User manual (380 pages) ,
- Hardware manual (257 pages) ,
- Hardware manual (197 pages)
Table of Contents
Advertisement
M
1
6
C
2 /
8
G
o r
u
p
(
M
1
6
C
13.1.1 Base Timer Reset Register(G1BTRR)
The G1BTRR register provides the capability to reset the base timer when the base timer count value
matches the value stored in the G1BTRR register. The G1BTRR register is enabled by the RST4 bit in
the G1BCR0 register. This function is identical in operation to the G1PO0 base timer reset that is
enabled by the RST1 bit in the G1BCR0 reigster. If the free-running operation is not selected, the
channel 0 can be used for a waveform generation when the base timer is reset by the G1BTRR
register. Do not enable the RST1 bit and RST4 bit simultaneously.
G1BTRR register
(Base timer reset register)
Base timer reset
Base timer overflow request
NOTE:
1. Following conditions are required to generate a base timer overflow request by resetting the base timer.
If the IT bit is set to 0: 07FFF
If the IT bit is set to 1: 07FFF
Figure 13.15 Base Timer Reset operation by Base Timer Reset Register
RST1
Base timer
G1PO0
G1IR0
Figure 13.16 Base Timer Reset operation by G1PO0 register
Base timer
P8
NOTE:
________
1. INT1 Base Timer reset does not generate a Base Timer interrupt,INT1 may generate an interrupt if enabled.
Figure 13.17 Base Timer Reset operation by INT1
R
e
. v
2
0 .
0
J
a
. n
3
, 1
2
0
0
7
R
E
J
0
9
B
0
0
4
7
0 -
2
0
0
2 /
, 8
M
1
6
C
2 /
8
) B
RST4
Base timer
(1)
≤ m ≤ 0FFFE
16
≤ m ≤ 0FFFE
16
m - 2
RST2
m - 2
/INT1
3
page 150
f o
3
8
5
m - 2
m - 1
m
m
16
≤ m ≤ 0FFFE
or 0BFFF
16
16
m - 1
m
m + 1 0000
m
m - 1
m
m + 1 0000
________
_______
m + 1 0000
0001
16
16
16
0001
16
16
0001
16
16
13. Timer S
Advertisement
Table of Contents
