Renesas M16C FAMILY series Hardware Manual page 222
16-bit single-chip microcomputer
Hide thumbs
Also See for M16C FAMILY series:
- User manual (380 pages) ,
- Hardware manual (257 pages) ,
- Hardware manual (468 pages)
Table of Contents
Advertisement
M
1
6
C
2 /
8
G
o r
u
p
(
M
1
6
C
Figure 14.26 Serial Bus Communication Control Example (UART2)
Table 14.16 Registers to Be Used and Settings in Special Mode 2
Register
Bit
(1)
U2TB
0 to 7
(1)
U2RB
0 to 7
OER
U2BRG
0 to 7
(1)
U2MR
SMD2 to SMD0
CKDIR
IOPOL
U2C0
CLK1, CLK0
CRS
TXEPT
CRD
NCH
CKPOL
UFORM
U2C1
TE
TI
RE
RI
U2IRS
U2RRM,
U2LCH, U2ERE
U2SMR
0 to 7
U2SMR2
0 to 7
U2SMR3
CKPH
NODC
0, 2, 4 to 7
U2SMR4
0 to 7
NOTES:
1.Not all bits in the registers are described above. Set those bits to "0" when writing to the registers in Special Mode 2.
R
e
. v
2
0 .
0
J
a
. n
3
, 1
2
0
0
7
R
E
J
0
9
B
0
0
4
7
0 -
2
0
0
2 /
, 8
M
1
6
C
2 /
8
) B
P1
3
P1
2
P7
CLK
)
2(
2
P7
RxD
)
1(
2
P7
TxD
)
0(
2
Microcomputer
(Master)
Set transmission data
Reception data can be read
Overrun error flag
Set a transfer rate
Set to '001
'
2
Set this bit to "0" for master mode or "1" for slave mode
Set to "0"
Select the count source for the U2BRG register
Invalid because CRD is set" "to 1
Transmit register empty flag
Set to "1"
Select TxD2 pin output format
Clock phases can be set in combination with the CKPH bit in the U2SMR3 register
Select the LSB first or MSB first
Set this bit to "1" to enable transmission
Transmit buffer empty flag
Set this bit to "1" to enable reception
Reception complete flag
Select UART2 transmit interrupt cause
Set to "0"
Set to "0"
Set to "0"
Clock phases can be set in combination with the CKPOL bit in the U2C0 register
Set to "0"
Set to "0"
Set to "0"
page 202
f o
3
8
5
P9
3
P7
CLK
)
2(
2
P7
RxD
)
1(
2
P7
TxD
)
0(
2
Microcomputer
(Slave)
P9
3
P7
CLK
)
2(
2
P7
RxD
)
1(
2
P7
TxD
)
0(
2
Microcomputer
(Slave)
Function
14. Serial I/O
Advertisement
Table of Contents
