Renesas M16C FAMILY series Hardware Manual page 198

M 1 6 C 2 / 8 G o r u p ( M 1 6 C
(1) Example of Transmit Timing (Internal clock is selected)
Transfer clock
"1"
UiC1 register
"0"
TE bit
"1"
UiC1 register
TI bit
"0"
"H"
CTSi
"L"
CLKi
TxDi
"1"
UiC0 register
TXEPT bit
"0"
SiTIC register
"1"
IR bit
"0"
The above timing diagram applies to the case where the register bits are set as follows:
• The CKDIR bit in the UiMR register is set to "0" (internal clock)
• The CRD bit in the UiC0 register is set to "0" (CTS/RTS enabled); CRS bit is set to "0" (CTS selected)
• The CKPOL bit in the UiC0 register is set to "0" (transmit data output at the falling edge and receive data taken in at the rising edge of the
transfer clock)
• The UiIRS bit is set to "0" (an interrupt request occurs when the transmit buffer becomes empty): U0IRS bit is the bit 0 in the UCON register
U1IRS bit is the bit 1 in the UCON register, and U2IRS bit is the bit 4 in the U2C1 register.
(2) Example of Receive Timing (External clock is selected)
"1"
UiC1 register
"0"
RE bit
"1"
UiC1 register
"0"
TE bit
"1"
UiC1 register
TI bit
"0"
"H"
RTSi
"L"
CLKi
RxDi
"1"
UiC1 register
RI bit
"0"
"1"
SiRIC register
IR bit
"0"
The above timing diagram applies to the case where the register bits are set
as follows:
• The CKDIR bit in the UiMR register is set to "1" (external clock)
• The CRD bit in the UiC0 register is set to "0"(CTS/RTS enabled);
The CRS bit is set to "1" (RTS selected)
• UiC0 register CKPOL bit is set to "0"(transmit data output at the falling edge and
receive data taken in at the rising edge of the transfer clock)
f : frequency of external clock
EXT
Figure 14.10 Typical transmit/receive timings in clock synchronous serial I/O mode
R e . v 2 0 . 0 J a . n 3 , 1 2 0 0 7
R E J 0 9 B 0 0 4 7 0 - 2 0 0
2 / , 8 M 1 6 C 2 / 8 ) B
Tc
Write data to the UiTB register
Transferred from UiTB register to UARTi transmit register
T
CLK
D D D D D D D
0 1 2 3 4 5 6
Cleared to "0" when interrupt request is accepted, or cleared to "0" in a program
Write dummy data to UiTB register
Transferred from UiTB register to UARTi transmit register
1 / f
EXT
Receive data is taken in
D D D D D D
0 1 2 3
4 5
Transferred from UARTi receive register
to UiRB register
Cleared to "0" when interrupt request is
accepted, or cleared to "0" by program
page 178
f o 3 8 5
Stopped pulsing because CTSi = "H"
D D D D D D D D
7 0 1 2 3 4 5
Tc = T = 2(n + 1) / fj
CLK
fj: frequency of UiBRG count source (f
n: value set to UiBRG register
i: 0 to 2
Even if the reception is completed, the RTS
does not change. The RTS becomes "L"
when the RI bit changes to "0" from "1".
D D D D D D D
D
0 1 2 5
6 7 3 4
Read out from UiRB register
Make sure the following conditions are met when input
to the CLKi pin before receiving data is high:
• UiC0 register TE bit is set to "1" (transmit enabled)
• UiC0 register RE bit is set to "1" (Receive enabled)
• Write dummy data to the UiTB register
Stopped pulsing because the TE bit = "0"
D D D D D D
6 7 0 1 2 3 4
, f , f
1SIO 2SIO
14.Serial I/O
D D D
5 6 7
, f )
8SIO 32SIO