Renesas M16C FAMILY series Hardware Manual page 13

16.6.4 Bits 4,5 : SDA/SCL Logic Output Value Monitor Bits SDAM/SCLM .................... 269
16.6.5 Bits 6,7 : I
16.6.6 Address Receive in STOP/WAIT Mode ............................................................... 269
2
16.7 I C0 Control Register 2 (S4D0 Register) ................................................................... 270
16.7.1 Bit0: Time-Out Detection Function Enable Bit (TOE) .......................................... 271
16.7.2 Bit1: Time-Out Detection Flag (TOF ).................................................................. 271
16.7.3 Bit2: Time-Out Detection Period Select Bit (TOSEL) .......................................... 271
16.7.4 Bits 3,4,5: I
16.7.5 Bit7: STOP Condition Detection Interrupt Request Bit (SCPIN).......................... 271
2
16.8 I C0 START/STOP Condition Control Register (S2D0 Register) ............................... 272
16.8.1 Bit0-Bit4: START/STOP Condition Setting Bits (SSC0-SSC4) ............................ 272
16.8.2 Bit5: SCL/SDA Interrupt Pin Polarity Select Bit (SIP) .......................................... 272
16.8.3 Bit6 : SCL/SDA Interrupt Pin Select Bit (SIS) ...................................................... 272
16.8.4 Bit7: START/STOP Condition Generation Select Bit (STSPSEL) ....................... 272
16.9 START Condition Generation Method ....................................................................... 273
16.10 START Condition Duplicate Protect Function ........................................................... 274
16.11 STOP Condition Generation Method ........................................................................ 274
16.12 START/STOP Condition Detect Operation ............................................................... 276
16.13 Address Data Communication ................................................................................. 277
16.13.1 Example of Master Transmit ............................................................................. 277
16.13.2 Example of Slave Receive ................................................................................ 278
16.14 Precautions ............................................................................................................... 279
17. Programmable I/O Ports ............................................................................282
17.1 Port Pi Direction Register (PDi Register, i = 0 to 3, 6 to 10) ....................................... 282
17.2 Port Pi Register (Pi Register, i = 0 to 3, 6 to 10) ......................................................... 282
17.3 Pull-up Control Register 0 to 2 (PUR0 to PUR2 Registers) ........................................ 282
17.4 Port Control Register (PCR Register) ......................................................................... 282
17.5 Pin Assignment Control Register (PACR) ................................................................... 283
17.6 Digital Debounce Function ......................................................................................... 283
18. Flash Memory Version ...............................................................................296
18.1 Flash Memory Performance ....................................................................................... 296
18.1.1 Boot Mode ........................................................................................................... 297
18.2 Memory Map ............................................................................................................... 298
18.3 Functions To Prevent Flash Memory from Rewriting .................................................. 302
18.3.1 ROM Code Protect Function ................................................................................ 302
18.3.2 ID Code Check Function ...................................................................................... 302
2
C System Clock Select Bits ICK0, ICK1 ............................................ 269
2
C System Clock Select Bits (ICK2-4) ............................................... 271
A-6