Figure 246. Cts Flow Control - ST STM32F207 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F207 Series:
Table of Contents

Advertisement

Universal synchronous asynchronous receiver transmitter (USART)
CTS
Transmit data register
TDR
TX
Note:
Special behavior of break frames: when the CTS flow is enabled, the transmitter does not
check the CTS input state to send a break.
668/1381

Figure 246. CTS flow control

Data 2
empty
Stop
Start
Data 1
bit
bit
Writing data 3 in TDR
RM0033 Rev 9
CTS
Data 3
Stop
Data 2
bit
Transmission of Data 3 is
delayed until CTS = 0
RM0033
CTS
empty
Start
Idle
Data 3
bit
MSv31167V2

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F207 Series and is the answer not in the manual?

Questions and answers

Table of Contents