Dcmi Functional Overview; Figure 56. Dcmi Block Diagram - ST STM32F207 Series Reference Manual

RM0033
camera are stable and can be sampled. The minimum PIXCLK period must be higher than
2.5 HCLK periods.
12.5

DCMI functional overview

The digital camera interface is a synchronous parallel interface that can receive high-speed
(up to 54 Mbytes/s) data flows. It consists of up to 14 data lines (D13-D0) and a pixel clock
line (PIXCLK). The pixel clock has a programmable polarity, so that data can be captured on
either the rising or the falling edge of the pixel clock.
The data are packed into a 32-bit data register (DCMI_DR) and then transferred through a
general-purpose DMA channel. The image buffer is managed by the DMA, not by the
camera interface.
The data received from the camera can be organized in lines/frames (raw YUB/RGB/Bayer
modes) or can be a sequence of JPEG images. To enable JPEG image reception, the JPEG
bit (bit 3 of DCMI_CR register) must be set.
The data flow is synchronized either by hardware using the optional HSYNC (horizontal
synchronization) and VSYNC (vertical synchronization) signals or by synchronization codes
embedded in the data flow.
Figure 56 shows the DCMI block diagram.

Figure 56. DCMI block diagram

DMA
interface
AHB
interface
FIFO/
Data
formatter
Control/Status
register
Data
Synchronizer
extraction
DCMI_D[0:13], DCMI_HSYNC, DCMI_VSYNC
RM0033 Rev 9
Digital camera interface (DCMI)
DCMI_PIXCLK
ai15604b
279/1381
302