Figure 211. Block Diagram - ST STM32F207 Series Reference Manual

Advanced arm-based 32-bit mcus

Hide thumbs Also See for STM32F207 Series:

Table of Contents

Hash processor (HASH)

Figure 211. Block diagram

32-bit AHB2 bus

Control and status

Interrupt registers

Control register

Start register

Context swapping

HASH_CSR0..50

Message digest

HASH_H0...H4

RM0033 Rev 9

write into HASH_DIN

or write DCAL bit to 1

or 1 complete block

transferred by the DMA

IN FIFO full

or DCAL written to 1

SHA -1 / MD5

processor core

Table of Contents

Do you have a question about the STM32F207 Series and is the answer not in the manual?