Figure 97. Edge-Aligned Pwm Waveforms (Arr=8) - ST STM32F207 Series Reference Manual

Advanced arm-based 32-bit mcus

Hide thumbs Also See for STM32F207 Series:

Table of Contents

compare value in TIMx_CCRx is greater than the auto-reload value (in TIMx_ARR)

then OCxREF is held at '1'. If the compare value is 0 then OCxRef is held at '0'.

Downcounting configuration

Downcounting is active when DIR bit in TIMx_CR1 register is high. Refer to

Downcounting mode

In PWM mode 1, the reference signal OCxRef is low as long as

TIMx_CNT > TIMx_CCRx else it becomes high. If the compare value in TIMx_CCRx is

greater than the auto-reload value in TIMx_ARR, then OCxREF is held at '1'. 0% PWM

is not possible in this mode.

PWM center-aligned mode

Center-aligned mode is active when the CMS bits in TIMx_CR1 register are different from

'00' (all the remaining configurations having the same effect on the OCxRef/OCx signals).

The compare flag is set when the counter counts up, when it counts down or both when it

counts up and down depending on the CMS bits configuration. The direction bit (DIR) in the

shows some edge-aligned PWM waveforms in an example where

Figure 97. Edge-aligned PWM waveforms (ARR=8)

Counter register

Advanced-control timers (TIM1 and TIM8)

RM0033 Rev 9

Table of Contents

Do you have a question about the STM32F207 Series and is the answer not in the manual?