ST STM32F207 Series Reference Manual page 955

RM0033
Table 148. Ethernet register map and reset values (continued)
Offset Register
ETH_MMCTIMR
0x110
Reset value
ETH_MMCTGFS
CCR
0x14C
Reset value 0
ETH_MMCTGF
MSCCR
0x150
Reset value 0
ETH_MMCTGF
CR
0x168
Reset value 0
ETH_MMCRFC
ECR
0x194
Reset value 0
ETH_MMCRFAE
CR
0x198
Reset value 0
ETH_MMCRGU
FCR
0x1C4
Reset value 0
ETH_PTPTSCR
0x700
Reset value
ETH_PTPSSIR
0x704
Reset value
ETH_PTPTSHR
0x708
Reset value 0
ETH_PTPTSLR
0x70C
Reset value 0
ETH_PTPTSHU
R
0x710
Reset value 0
ETH_PTPTSLU
R
0x714
Reset value 0
ETH_PTPTSAR
0x718
Reset value 0
ETH_PTPTTHR
0x71C
Reset value 0
ETH_PTPTTLR
0x720
Reset value 0
Ethernet (ETH): media access control (MAC) with DMA controller
Reserved
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
Reserved
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
Reserved
0 0 0
TGFSCC
0 0 0 0 0 0 0 0
TGFMSCC
0 0 0 0 0 0 0 0
TGFC
0 0 0 0 0 0 0 0
RFCEC
0 0 0 0 0 0 0 0
RFAEC
0 0 0 0 0 0 0 0
RGUFC
0 0 0 0 0 0 0 0
0 0 0 0 0
Reserved
STS[31:0]
0 0 0 0 0 0 0 0
STSS
0 0 0 0 0 0 0 0
TSUS
0 0 0 0 0 0 0 0
TSUSS
0 0 0 0 0 0 0 0
TSA
0 0 0 0 0 0 0 0
TTSH
0 0 0 0 0 0 0 0
TTSL
0 0 0 0 0 0 0 0
RM0033 Rev 9
Reserved
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
1 0 0 0 0 0
0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
STSSI
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
955/1381
956