Figure 120. Counter Timing Diagram, Update Event When Arpe=0 (Timx_Arr Not Preloaded); Figure 121. Counter Timing Diagram, Update Event When Arpe=1 (Timx_Arr Preloaded) - ST STM32F207 Series Reference Manual

General-purpose timers (TIM2 to TIM5)
Figure 120. Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not
Update interrupt flag (UIF)
Figure 121. Counter timing diagram, Update event when ARPE=1 (TIMx_ARR
Update interrupt flag (UIF)
Auto-reload preload register
Auto-reload shadow register
Downcounting mode
In downcounting mode, the counter counts from the auto-reload value (content of the
TIMx_ARR register) down to 0, then restarts from the auto-reload value and generates a
counter underflow event.
An Update event can be generate at each counter underflow or by setting the UG bit in the
TIMx_EGR register (by software or by using the slave mode controller)
The UEV update event can be disabled by software by setting the UDIS bit in TIMx_CR1
register. This is to avoid updating the shadow registers while writing new values in the
382/1381
CK_INT
CNT_EN
Timerclock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Auto-reload register
Write a new value in TIMx_ARR
CK_PSC
CNT_EN
Timerclock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Write a new value in TIMx_ARR
preloaded)
31 32 33 34 35 36 00
FF
preloaded)
F0 F1 F2 F3 F4 F5 00
F5
F5
RM0033 Rev 9
01 02 03 04 05 06 07
36
01 02 03 04 05 06 07
36
36
RM0033
MSv37303V1
MSv37304V1