Data Configuration - Fujitsu FR60 Hardware Manual

Hide thumbs Also See for FR60:
Table of Contents

Advertisement

CHAPTER 3 CPU AND CONTROL UNITS
3.4

Data Configuration

This section describes the data structure in FR family microcontrollers.
■ Bit Ordering
FR family microcontrollers use the little endian method for bit ordering.
Figure 3.4-1 shows the data configuration in bit ordering.
bit
31
29
30
28
MSB
■ Byte Ordering
FR family microcontrollers use the big endian method for byte ordering.
Figure 3.4-2 shows the data configuration in byte ordering.
Address n
Address (n+1)
Address (n+2)
Address (n+3)
64
Figure 3.4-1 Data Configuration in Bit Ordering
27
25
23
21
19
26
24
22
20
Figure 3.4-2 Data Configuration in Byte Ordering
Memory
bit
7
0
10101010
11001100
11111111
00010001
17
15
13
11
18
16
14
12
10
MSB
bit 31
23
15
10101010 11001100 11111111 00010001
9
7
5
3
1
8
6
4
2
LSB
7
0
0
LSB

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mb91350a series

Table of Contents