Overview Of The Serial I/O Interface (Sio) - Fujitsu FR60 Hardware Manual

Hide thumbs Also See for FR60:
Table of Contents

Advertisement

14.2.1

Overview of the Serial I/O Interface (SIO)

The serial I/O interface (SIO) allows selection of the data transfer mode from the LSB-
first and MSB-first modes. The MB91F355A/354A/355A/F356B/F357B have a 3 channel
serial I/O interface.
The MB91F353A/351A/352A/353A have a 2-channel serial I/O interface.
■ Serial I/O Interface Operating Modes
The serial I/O interface can operate in the following two modes:
Internal shift clock mode:
Data is transferred in synchronization with the internal clock.
External shift clock mode:
Data is transferred in synchronization with the clock input from an external pin (SCK). In this mode,
data can be transferred by a CPU instruction through manipulation of the general-purpose port sharing
the external pin (SCK).
■ Serial I/O Interface (SIO) Registers
The serial I/O interface (SIO) registers are shown below.
Address : 000024
000028
00002C
Address : 000025
000029
00002D
Address : 000026
00002A
00002E
Address : 000027
00002B
00002F
Address : 000032
000034
000036
Address : 000039
00003A
00003B
15
14
13
SMD2 SMD1
SMD0
H
H
H
7
6
5
-
-
-
H
H
H
15
14
13
-
-
-
H
H
H
7
6
5
D7
D6
D5
H
H
H
15
14
13
MD
-
-
H
H
H
7
6
5
-
-
-
H
H
H
12
11
10
SIE
SIR
BUSY
STOP
4
3
2
-
MODE
BDS
12
11
10
-
-
-
TST1
4
3
2
D4
D3
D2
D1
12
11
10
-
DIV3
DIV2
DIV1
4
3
2
-
-
-
9
8
STRT Serial mode control sta-
tus register
(SMCS)
1
0
-
-
9
8
TST0 SIO test register (SES)
1
0
D0
Serial data register
(SDR)
9
8
DIV0 SIO prescaler control
register (CDCR)
1
0
-
-
DMAC interrupt source
clear register
(SRCL)
411

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mb91350a series

Table of Contents