Tdm Bus Clock Circuit Status Inquiry Test - Avaya S8700 Maintenance Manual

Avaya s8700 media server for ip connect configurations
Hide thumbs Also See for S8700:
Table of Contents

Advertisement

Maintenance Object Repair Procedure

TDM bus Clock Circuit Status Inquiry Test (#148)

The TDM bus Clock circuitry is checked for sanity. Any problems that are found
are reported via error codes
Table 8-481. Test #148 TDM bus Clock Circuit Status Inquiry Test
Error
Test
Code
Result
Description / Recommendation
None,
ABORT
The system could not allocate the necessary resources for the test.
1001
1. Wait 1-minute, and retry the test.
2000
ABORT
Response to the test was not received within the allowable time period.
2100
ABORT
System resources required to run this test are not available.
1. Retry the command at 1-minute intervals up to 5 times.
1
FAIL
This error means the Tone-Clock circuit pack framing verification firmware
reports an error in the clock synchronization signal coming into this port
network.
1. If the Tone-Clock circuit pack reporting the problem is a master clock, then
2. If the Tone-Clock circuit pack is a slave clock, then the EI to which it is
3. If no problem can be found with the incoming synchronization signal,
2
FAIL
This error indicates that Tone-Clock circuit pack has inaccurately detected loss
of signal on the incoming synchronization timing source.
4, 8
FAIL
The local oscillator on the Tone-Clock circuit pack has failed.
16, 32
FAIL
The circuitry on the Tone-Clock circuit pack used to detect synchronization
timing errors has failed.
1. Errors 2, 4, 8, 16, and 32 indicate that there is poor synchronization
64
FAIL
This message is only sent when an uplink message has reported the loss of
valid synchronization timing information coming into this port network. It has
been reported in TDM-CLK Error Log entries; one or more of 1025, 1281, 1537,
2049 and 2305.
1. Resolve the errors indicated. No separate corrective action is required.
8-1128
Issue 1 May 2002
the system synchronization reference is providing a bad timing source.
See
''SYNC (Port-Network Synchronization)'' on page 8-1034
''SVC-SLOT (Service Slot)'' on page 8-1032
synchronization reference.
listening is providing a bad timing source. Follow the diagnostic
procedures specified for TDM-CLK Error Code 2305.
replace the Tone-Clock circuit pack. See
on page
8-1177.
between port networks and external facilities. It may be noticeable to the
customer in the form of errors in data communications. The Tone-Clock
circuit pack is defective. See
8-1177.
to change the system
''Replacing the IPSI Circuit Pack''
''Replacing the IPSI Circuit Pack'' on page
Continued on next page
or
555-233-142

Advertisement

Table of Contents
loading

Table of Contents