ST STM32F423 Reference Manual page 1245

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F423:
Table of Contents

Advertisement

RM0430
1.
Initialize and enable channel 1. The application must set the ODDFRM bit in
OTG_HCCHAR1.
2.
Write the first packet for channel 1.
3.
Along with the last word write of each packet, the OTG_FS host writes an entry to the
periodic request queue.
4.
The OTG_FS host attempts to send an OUT token in the next (odd) frame.
5.
The OTG_FS host generates an XFRC interrupt as soon as the last packet is
transmitted successfully.
6.
In response to the XFRC interrupt, reinitialize the channel for the next transfer.
USB on-the-go full-speed (OTG_FS)
RM0430 Rev 8
1245/1324
1283

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F423 and is the answer not in the manual?

Table of Contents