Otg Host Channel X Transfer Size Register (Otg_Hctsizx); (X = 0 - ST STM32F423 Reference Manual

RM0430
Bits 31:11 Reserved, must be kept at reset value.
Bit 10 DTERRM: Data toggle error mask.
0: Masked interrupt
1: Unmasked interrupt
Bit 9 FRMORM: Frame overrun mask.
0: Masked interrupt
1: Unmasked interrupt
Bit 8 BBERRM: Babble error mask.
0: Masked interrupt
1: Unmasked interrupt
Bit 7 TXERRM: Transaction error mask.
0: Masked interrupt
1: Unmasked interrupt
Bit 6 Reserved, must be kept at reset value.
Bit 5 ACKM: ACK response received/transmitted interrupt mask.
0: Masked interrupt
1: Unmasked interrupt
Bit 4 NAKM: NAK response received interrupt mask.
0: Masked interrupt
1: Unmasked interrupt
Bit 3 STALLM: STALL response received interrupt mask.
0: Masked interrupt
1: Unmasked interrupt
Bit 2 Reserved, must be kept at reset value.
Bit 1 CHHM: Channel halted mask
0: Masked interrupt
1: Unmasked interrupt
Bit 0 XFRCM: Transfer completed mask
0: Masked interrupt
1: Unmasked interrupt

33.15.28 OTG host channel x transfer size register (OTG_HCTSIZx)

(x = 0..11, where x = Channel number)
Address offset: 0x510 + (x * 0x20)
Reset value: 0x0000 0000
31 30 29
Res. DPID[1:0]
rw rw
15 14 13
rw rw rw
28 27 26 25
rw rw rw rw
12 11 10 9
rw rw rw rw
USB on-the-go full-speed (OTG_FS)
24 23 22
PKTCNT[9:0]
rw rw rw
8 7 6
XFRSIZ[15:0]
rw rw rw
RM0430 Rev 8
21 20 19 18
rw rw rw rw
5 4 3 2
rw rw rw rw
17 16
XFRSIZ[18:16]
rw rw
1 0
rw rw
1199/1324
1283