33.15.43 Otg Device In Endpoint 0 Transfer Size Register; (Otg_Dieptsiz0) - ST STM32F423 Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F423:
Table of Contents

Advertisement

RM0430
Bit 6 INEPNE: IN endpoint NAK effective
Bit 5 INEPNM: IN token received with EP mismatch
Bit 4 ITTXFE: IN token received when Tx FIFO is empty
Bit 3 TOC: Timeout condition
Bit 2 Reserved, must be kept at reset value
Bit 1 EPDISD: Endpoint disabled interrupt
Bit 0 XFRC: Transfer completed interrupt

33.15.43 OTG device IN endpoint 0 transfer size register

(OTG_DIEPTSIZ0)

Address offset: 0x910
Reset value: 0x0000 0000
The application must modify this register before enabling endpoint 0. Once endpoint 0 is
enabled using the endpoint enable bit in the device control endpoint 0 control registers
(EPENA in OTG_DIEPCTL0), the core modifies this register. The application can only read
this register once the core has cleared the endpoint enable bit.
Nonzero endpoints use the registers for endpoints 1–3.
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Res.
Res.
Res.
Res.
This bit can be cleared when the application clears the IN endpoint NAK by writing to the
CNAK bit in OTG_DIEPCTLx.
This interrupt indicates that the core has sampled the NAK bit set (either by the application
or by the core). The interrupt indicates that the IN endpoint NAK bit set by the application
has taken effect in the core.
This interrupt does not guarantee that a NAK handshake is sent on the USB. A STALL bit
takes priority over a NAK bit.
Indicates that the data in the top of the non-periodic TxFIFO belongs to an endpoint other
than the one for which the IN token was received. This interrupt is asserted on the endpoint
for which the IN token was received.
Indicates that an IN token was received when the associated Tx FIFO (periodic/non-
periodic) was empty. This interrupt is asserted on the endpoint for which the IN token was
received.
Indicates that the core has detected a timeout condition on the USB for the last IN token on
this endpoint.
This bit indicates that the endpoint is disabled per the application's request.
This field indicates that the programmed transfer is complete on the AHB as well as on the
USB, for this endpoint.
28
27
26
25
Res.
Res.
Res.
12
11
10
9
Res.
Res.
Res.
USB on-the-go full-speed (OTG_FS)
24
23
22
Res.
Res.
Res.
8
7
6
Res.
Res.
rw
RM0430 Rev 8
21
20
19
18
Res.
PKTCNT[1:0]
Res.
rw
rw
5
4
3
2
XFRSIZ[6:0]
rw
rw
rw
rw
17
16
Res.
Res.
1
0
rw
rw
1215/1324
1283

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F423 and is the answer not in the manual?

Questions and answers

Table of Contents