15.5.3
Data Direction Clear
Name:
DIRCLR
Offset:
0x02
Reset:
0x00
Property: -
Bit
7
Access
R/W
Reset
0
Bits 7:0 – DIRCLR[7:0] Data Direction Clear
This register can be used instead of a read-modify-write to configure individual pins as input-only.
Writing a '1' to DIRCLR[n] will clear the corresponding bit in PORTx.DIR.
Reading this bit field will always return the value of PORTx.DIR.
©
2018 Microchip Technology Inc.
6
5
R/W
R/W
0
0
4
3
DIRCLR[7:0]
R/W
R/W
0
0
Datasheet Preliminary
®
megaAVR
0-Series
I/O Pin Configuration (PORT)
2
1
R/W
R/W
0
0
DS40002015A-page 145
0
R/W
0
Need help?
Do you have a question about the megaAVR 0 Series and is the answer not in the manual?
Questions and answers