Microchip Technology megaAVR 0 Series Manual page 48

Hide thumbs Also See for megaAVR 0 Series:
Table of Contents

Advertisement

6.3.1
Register Summary - SYSCFG
Offset
Name
Bit Pos.
0x01
REVID
6.3.2
Register Description - SYSCFG
©
2018 Microchip Technology Inc.
7:0
REVID[7:0]
Datasheet Preliminary
®
megaAVR
0-Series
Peripherals and Architecture
DS40002015A-page 48

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the megaAVR 0 Series and is the answer not in the manual?

Subscribe to Our Youtube Channel

This manual is also suitable for:

Atmega4808Atmega4809Atmega3208Atmega3209

Table of Contents