Microchip Technology megaAVR 0 Series Manual page 115

Hide thumbs Also See for megaAVR 0 Series:
Table of Contents

Advertisement

12.5.3
Interrupt Priority Level 0
Name: 
LVL0PRI
Offset: 
0x02
Reset: 
0x00
Property:  -
Bit
7
Access
R/W
Reset
0
Bits 7:0 – LVL0PRI[7:0] Interrupt Priority Level 0
This register is used to modify the priority of the LVL0 interrupts. See
Interrupts
for more information.
©
2018 Microchip Technology Inc.
6
5
R/W
R/W
0
0
CPU Interrupt Controller (CPUINT)
4
3
LVL0PRI[7:0]
R/W
R/W
0
0
Datasheet Preliminary
®
megaAVR
0-Series
2
1
R/W
R/W
0
0
Scheduling of Normal Priority
DS40002015A-page 115
0
R/W
0

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the megaAVR 0 Series and is the answer not in the manual?

Subscribe to Our Youtube Channel

This manual is also suitable for:

Atmega4808Atmega4809Atmega3208Atmega3209

Table of Contents