Microchip Technology megaAVR 0 Series Manual page 392

Hide thumbs Also See for megaAVR 0 Series:
Table of Contents

Advertisement

26.5.4
Interrupt Flag
Name: 
INTFLAGS
Offset: 
0x07
Reset: 
0
Property:  R/W
Bit
7
Access
Reset
Bits 0, 1, 2, 3 – INT Interrupt Flag
The INTn flag is set when LUTn output change matches the interrupt sense mode as defined in
CCL.INTCTRLn. Writing a '1' to this flag's bit location will clear the flag.
©
2018 Microchip Technology Inc.
6
5
CCL – Configurable Custom Logic
4
3
INT3
0
Datasheet Preliminary
®
megaAVR
0-Series
2
1
INT2
INT1
0
0
DS40002015A-page 392
0
INT0
0

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the megaAVR 0 Series and is the answer not in the manual?

This manual is also suitable for:

Atmega4808Atmega4809Atmega3208Atmega3209

Table of Contents