5.8.2.1
Watchdog Configuration
Name:
WDTCFG
Offset:
0x00
Reset:
-
Property: -
Bit
7
Access
R
Reset
0
Bits 7:4 – WINDOW[3:0] Watchdog Window Time-out Period
This value is loaded into the WINDOW bit field of the Watchdog Control A register (WDT.CTRLA) during
Reset.
Bits 3:0 – PERIOD[3:0] Watchdog Time-out Period
This value is loaded into the PERIOD bit field of the Watchdog Control A register (WDT.CTRLA) during
Reset.
©
2018 Microchip Technology Inc.
6
5
WINDOW[3:0]
R
R
0
0
4
3
R
R
0
0
Datasheet Preliminary
®
megaAVR
0-Series
Memories
2
1
PERIOD[3:0]
R
R
0
0
DS40002015A-page 30
0
R
0
Need help?
Do you have a question about the megaAVR 0 Series and is the answer not in the manual?
Questions and answers