Analog Devices ADV7850 Hardware Manual page 273

bypass_stdi1_locking, Addr 44 (CP), Address 0xF5[1]
This control is used to bypass STDI locking for sync channel 1.
Function
bypass_stdi1_locking
0 
1
bypass_stdi2_locking, Addr 44 (CP), Address 0xF5[0]
This control is used to bypass STDI locking for sync channel 2.
Function
bypass_stdi2_locking
0 
1
ch1_trig_stdi, Addr 44 (CP), Address 0x86[2]
This control is used to trigger a synchronization source and polarity detector for sync channel 1 STDI. A 0 to 1 transition in this bit
restarts the autosync detection algorithm. This is not a self clearing bit and must be set to 0 to prepare for the next trigger.
Function
ch1_trig_stdi
0 
1
ch2_trig_stdi, Addr 44 (CP), Address 0x42[2]
This control is used to trigger the standard identification of sync channel 2 STDI. A 0 to 1 transition triggers the STDI measurements.
This is not a self clearing bit and must be set to 0 to prepare for the next STDI measurements.
Function
ch2_trig_stdi
0 
1
ch1_stdi_dvalid, Addr 44 (CP), Address 0xB1[7] (Read Only)
This readback is set when the measurements performed by sync channel 1 STDI are completed. A high level indicates ch1_bl, ch1_lcf,
ch1_lcvs, ch1_fcl, and chi_stdi_intlcd are valid readback. To prevent false readouts, especially during signal acquisition, ch1_stdi_dvalid
is set to 1 only after four fields with the same length are recorded. As a result, STDI measurements can take up to five fields to finish.
Function
ch1_stdi_dvalid
0 
1
ch2_stdi_dvalid, Addr 44 (CP), Address 0x49[7] (Read Only)
This control is set when the measurements performed by sync channel 2 STDI are completed. A high level signals validity for the
ch2_blL, ch2_lcf, ch2_lcvs, ch2_fcl, and ch2_stdi_intlcd controls. To prevent false readouts, especially during signal acquisition,
Rev. A May 2012
Description
Update ch1_bl, ch1_lcf and ch1_lcvs. Only sync channel 1 STDI locks and ch1_stdi_dvalid set
to 1.
Update ch1_bl, ch1_lcf and ch1_lcvs from sync channel 1 STDI as they are measured.
Description
Update ch2_bl, ch2_lcf and ch2_lcvs. Only sync channel 2 STDI locks and ch2_stdi_dvalid set
to 1.
Update ch2_bl, ch2_lcf and ch2_lcvs from sync channel 2 STDI as they are measured.
Description
Default - transition 0 to 1 restarts autosync detection algorithm
Reset to zero to prepare for next trigger
Description
Default - transition 0 to 1 restarts autosync detection algorithm
Transition 0 to 1 restarts autosync detection algorithm
Description
Sync channel 1 STDI measurement not valid
Sync channel 1 STDI measurement valid
273
ADV7850