Init - Intel 82496 CACHE CONTROLLER User Manual

Volume 2: 82496 cache controller and 82491 cache sram data book
Table of Contents

Advertisement

HARDWARE INTERFACE
5.2.2.62.
INIT
INIT
Initialization
Forces the Pentium processor to begin execution at a known state.
Input to Pentium processor (pin T20)
Asynchronous
Signal Description
Refer to the Pentium™ Processor Data Book for a detailed description of this SIgnal.
5-108
I

Advertisement

Table of Contents
loading

This manual is also suitable for:

82491 cache sramPentium

Table of Contents