A20M - Intel 82496 CACHE CONTROLLER User Manual

Volume 2: 82496 cache controller and 82491 cache sram data book
Table of Contents

Advertisement

HARDWARE INTERFACE
5.2.2.2.
A20M#
A20M#
Address bit 20 Mask
Masks address bit 20.
Input to Pentium processor (pin U05)
Asynchronous
Signal Description
Refer to the Pentium™ Processor Data Book for a detailed description of this signal.
I
5-39

Advertisement

Table of Contents
loading

This manual is also suitable for:

82491 cache sramPentium

Table of Contents