Ibt - Intel 82496 CACHE CONTROLLER User Manual

Volume 2: 82496 cache controller and 82491 cache sram data book
Table of Contents

Advertisement

i
ntel
®
HARDWARE INTERFACE
5.2.2.59.
IBT
IBT
Instruction Branch Taken
Indicates that a branch was taken.
Output from Pentium processor (pin T19)
Asynchronous
Signal Description
Refer to the Pentium™ Processor Data Book for a detailed description of this signal.
I
5-105

Advertisement

Table of Contents
loading

This manual is also suitable for:

82491 cache sramPentium

Table of Contents