HARDWARE INTERFACE
5.2.2.44.
D/C#
D/C#
Data/Code
Cycle decode signal.
Output from Pentium processor (pin V04), Input to 82496 Cache Controller (pin
J15)
Synchronous to ClK
Signal Description
Refer to the Pentium™ Processor Data Book for a detailed description of this signal.
I
5-87
Need help?
Do you have a question about the 82496 CACHE CONTROLLER and is the answer not in the manual?
Questions and answers