i
ntel
®
HARDWARE INTERFACE
5.2.2.63.
INTR
INTR
Maskable Interrupt
Maskable interrupt request to the Pentium processor.
Input to Pentium processor (pin N18)
Asynchronous
Signal Description
Refer to the Pentium™ Processor Data Book for a detailed description of this signal.
I
5-109
Need help?
Do you have a question about the 82496 CACHE CONTROLLER and is the answer not in the manual?
Questions and answers