Intr - Intel 82496 CACHE CONTROLLER User Manual

Volume 2: 82496 cache controller and 82491 cache sram data book
Table of Contents

Advertisement

i
ntel
®
HARDWARE INTERFACE
5.2.2.63.
INTR
INTR
Maskable Interrupt
Maskable interrupt request to the Pentium processor.
Input to Pentium processor (pin N18)
Asynchronous
Signal Description
Refer to the Pentium™ Processor Data Book for a detailed description of this signal.
I
5-109

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the 82496 CACHE CONTROLLER and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

82491 cache sramPentium

Table of Contents