Sign In
Upload
Manuals
Brands
Intel Manuals
Computer Hardware
MultiProcessor
Intel MultiProcessor Manuals
Manuals and User Guides for Intel MultiProcessor. We have
1
Intel MultiProcessor manual available for free PDF download: Specification
Intel MultiProcessor Specification (97 pages)
Intel MultiProcessor Specification
Brand:
Intel
| Category:
Computer Hardware
| Size: 0 MB
Table of Contents
Revision History
3
Table of Contents
5
Chapter 1 Introduction
11
Goals
11
Conceptual Overview
11
Features of the Specification
12
Scope
12
Target Audience
13
Organization of this Document
13
Memory Layout Conventions
14
Conventions Used in this Document
14
For more Information
14
Chapter 2 System Overview
15
Hardware Overview
16
System Processors
16
Multiprocessor System Architecture
16
APIC Configuration
17
Advanced Programmable Interrupt Controller
17
System Memory
18
I/O Expansion Bus
18
BIOS Overview
19
Operating System Overview
19
Chapter 3 Hardware Specification
21
System Memory Configuration
21
System Memory Cacheability and Shareability
22
System Memory Address Map
22
External Cache Subsystem
24
Locking
24
MP Configuration Table
25
Posted Memory Write
25
Multiprocessor Interrupt Control
25
APIC Architecture
25
Interrupt Modes
26
APIC Versions
26
PIC Mode
27
PIC Mode
28
Virtual Wire Mode
29
Virtual Wire Mode Via Local APIC
29
Virtual Wire Mode Via I/O APIC
30
Default Configurations
31
Symmetric I/O Mode
31
APIC Memory Mapping
32
Assignment of System Interrupts to the APIC Local Unit
32
Floating Point Exception Interrupt
32
APIC Identification
33
APIC Interval Timers
33
Multiple I/O APIC Configurations
33
RESET Support
34
System-Wide RESET
34
Multiple I/O APIC Configurations
34
System-Wide INIT
35
Processor-Specific INIT
35
System Initial State
36
Support for Fault-Resilient Booting
36
Chapter 4 MP Configuration Table
37
MP Configuration Data Structures
37
MP Floating Pointer Structure
39
MP Configuration Table Header
41
Base MP Configuration Table Entries
42
MP Configuration Table Header Fields
42
Processor Entries
43
Processor Entry
43
Processor Entry Fields
44
Intel486™ and Pentium ® Processor Signatures
45
Feature Flags from CPUID Instruction
45
Bus Entries
46
Bus Entry
46
Bus Type String Values
46
I/O APIC Entries
48
I/O Interrupt Assignment Entries
48
I/O APIC Entry
48
I/O Interrupt Entry
49
Interrupt Type Values
50
I/O Interrupt Entry Fields
50
Local Interrupt Assignment Entries
51
Local Interrupt Entry
51
Local Interrupt Entry Fields
52
Extended MP Configuration Table Entries
53
Extended MP Configuration Table Entry Types
53
System Address Space Mapping Entries
54
System Address Space Entry
54
System Address Space Mapping Entry Fields
55
Bus Hierarchy Descriptor Entries
57
Compatibility Bus Address Space Modifier Entries
58
Bus Hierarchy Descriptor Entry Fields
58
Compatibility Bus Address Space Modifier Entry
59
Compatibility Bus Address Space Modifier Entry Fields
60
Predefined Range Lists
60
Chapter 5 Default Configurations
61
Default Configurations
62
Discrete APIC Configurations
62
Default Configuration for Discrete APIC
63
Integrated APIC Configurations
64
Default Configuration for Integrated APIC
65
Default Configuration Interrupt Assignments
66
Assignment of I/O Interrupts to the APIC I/O Unit
66
EISA and IRQ13
67
Level-Triggered Interrupt Support
67
Assignment of System Interrupts to the APIC Local Unit
67
Appendix A System BIOS Programming Guidelines
69
BIOS Post Initialization
69
Controlling the Application Processors
70
Programming the APIC for Virtual Wire Mode
70
A-1. Programming Local APIC for Virtual Wire Mode
71
Constructing the MP Configuration Table
72
Appendix B Operating System Programming Guidelines
75
Operating System Boot-Up
75
Operating System Booting and Self-Configuration
76
Interrupt Mode Initialization and Handling
76
Application Processor Startup
77
B-1. Universal Start-Up Algorithm
77
Using Init Ipi
78
Using Startup Ipi
79
AP Shutdown Handling
79
B.5 AP Shutdown Handling
79
Other IPI Applications
80
Handling Cache Flush
80
Handling TLB Invalidation
80
Handling PTE Invalidation
80
Spurious APIC Interrupts
80
Supporting Unequal Processors
81
Appendix C System Compliance Checklist
83
Appendix D Multiple I/O APIC Multiple PCI Bus Systems
85
Interrupt Routing with Multiple Apics
85
Variable Interrupt Routing
85
Fixed Interrupt Routing
86
Bus Entries in Systems with more than One PCI Bus
87
I/O Interrupt Assignment Entries for PCI Devices
87
D-1. I/O Interrupt Entry Source Bus IRQ Field for PCI Devices
87
Appendix E Errata
89
MP Floating Pointer Structure
89
MP Floating Pointer Structure Fields
90
Bus Hierarchy Descriptor Entry
94
Glossary
95
Advertisement
Advertisement
Related Products
Intel MFS5000SI - Multi-Flex Server Compute Module
Intel EtherExpress PRO/100 MBLA1656
Intel EtherExpress PRO/100 MBLA1600
Intel Management Module
Intel MCS48
Intel MX4305UE
Intel M50CYP2SB Series
Intel Mobileye EyeCAN Kit
Intel NetStructure MPCMM0001
Intel NetStructure MPRTM4808
Intel Categories
Motherboard
Computer Hardware
Server
Server Board
Desktop
More Intel Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL