Intel 82496 CACHE CONTROLLER User Manual page 314

Volume 2: 82496 cache controller and 82491 cache sram data book
Table of Contents

Advertisement

i
ntel
®
HARDWARE INTERFACE
5.2.2.124.
SMIACT#
SMIACT#
System Power Management Interrupt Active
Indicates that the CPU is operating in System Management Mode.
Output from Pentium processor (pin T05)
Asynchronous
Signal Description
Refer to the Pentium
Processor Data Book for a detailed description of this signal.
I
5-189

Advertisement

Table of Contents
loading

This manual is also suitable for:

82491 cache sramPentium

Table of Contents