Intel 82496 CACHE CONTROLLER User Manual page 237

Volume 2: 82496 cache controller and 82491 cache sram data book
Table of Contents

Advertisement

HARDWARE INTERFACE
5.2.2.66.
IU
IU
U-Pipeline Instruction
Indicates completion of an instruction in the U-pipeline.
Output from Pentium processor (pin J02)
Synchronous to
elK
Signal Description
Refer to the Pentium™ Processor Data Book for a detailed description of this signal.
5-112
I

Advertisement

Table of Contents
loading

This manual is also suitable for:

82491 cache sramPentium

Table of Contents