M/Io - Intel 82496 CACHE CONTROLLER User Manual

Volume 2: 82496 cache controller and 82491 cache sram data book
Table of Contents

Advertisement

HARDWARE INTERFACE
5.2.2.73.
M/IO#
M/IO#
Memory or
1/0
Indicates that the current cycle is either memory or
1/0.
Output from Pentium processor (pin A02). Input to 82496 Cache Controller (pin
G17)
Synchronous to ClK
Signal Description
Refer to the Pentium™ Processor Data Book for a detailed description of this signal.
5-122
I

Advertisement

Table of Contents
loading

This manual is also suitable for:

82491 cache sramPentium

Table of Contents