Table of Contents
Advertisement
RDNCR—Read Strobe Timing Control Register
Bit
RDN7
Initial value
R/W
Read/Write
520
7
6
RDN6
RDN5
0
0
R/W
R/W
Read Strobe Timing Control
RDNn
0
1
H'FEC6
5
4
RDN4
RDN3
0
0
R/W
R/W
In an area n read access, the RD strobe is negated
at the end of the read cycle
In an area n read access, the RD strobe is negated
one half-state before the end of the read cycle
3
2
RDN2
RDN1
0
0
R/W
R/W
Description
Bus Controller
1
0
RDN0
0
0
R/W
(n = 7 to 0)
Advertisement
Table of Contents
