Hitachi H8S/2678 Series Reference Manual page 62

H'000000
H'100000
H'140000
H'FFA000
H'FFC000
H'FFFC00
H'FFFF00
H'FFFF20
H'FFFFFF
Notes: 1. External addresses can be accessed by clearing the RAME bit in SYSCR to 0.
2. When EXPE = 1, external address space; when EXPE = 0, reserved area.
3. When EXPE = 1, external address space when RAME = 0, on-chip RAM when RAME = 1.
When EXPE = 0, on-chip RAM area.
Figure 2.6 H8S/2676 Memory Map in Each Operating Mode (2)
Modes 5 and 6
(external ROM activation
expanded modes
with on-chip ROM enabled)
External
address space
On-chip ROM
External
address space
On-chip RAM/external
*1
address space
External address space
Internal I/O registers
External address space
Internal I/O registers
Mode 7
(single-chip activation
expanded mode
with on-chip ROM enabled)
H'000000
On-chip ROM
H'040000
External address
space/reserved area
H'FFA000
On-chip RAM/external
address space
H'FFC000 External address
space/reserved area
H'FFFC00
Internal I/O registers
H'FFFF00
External address
space/reserved area
H'FFFF20
Internal I/O registers
H'FFFFFF
*2
*3
*2
*2
45