Hitachi H8S/2678 Series Reference Manual page 476

16-bit single-chip microcomputer
Table of Contents

Advertisement

MRA—DTC Mode Register A
Bit
7
SM1
Initial value
Undefined
Read/Write
6
5
SM0
DM1
Undefined
Undefined
Destination Address Mode
Source Address Mode
0 — SAR is fixed
1
0
SAR is incremented after a transfer
(+1 when Sz = 0, +2 when Sz = 1)
1
SAR is decremented after a transfer
(–1 when Sz = 0, –2 when Sz = 1)
H'BC00 to H'BFFF
4
3
DM0
MD1
Undefined
Undefined
DTC Mode (MD1, MD0)
0
1
0 — DAR is fixed
DAR is incremented after a transfer
1
0
(+1 when Sz = 0, +2 when Sz = 1)
DAR is decremented after a transfer
1
(–1 when Sz = 0, –2 when Sz = 1)
2
1
MD0
DTS
Undefined
Undefined
DTC Data Transfer Size
0 Byte-size transfer
1
Word-size transfer
DTC Transfer Mode Select
0 Destination is repeat area
or block area
1
Source is repeat area or
block area
0 Normal mode
1
Repeat mode
0
Block transfer mode
1
DTC
0
Sz
Undefined
459

Advertisement

Table of Contents
loading

Table of Contents