Table of Contents
Advertisement
ø
WAIT
Address bus
RASn (CSn)
UCAS, LCAS
WE (HWR)
Read
OE (RD)
Data bus
UCAS, LCAS
WE (HWR)
Write
OE (RD)
Data bus
Note: Downward arrows indicate the timing of WAIT pin sampling.
n = 2 to 5
Figure 4.26 Example of Wait State Insertion Timing (2)
148
By program wait
T
T
T
p
r
Row address
High
High
(3-State Column Address Output)
By WAIT pin
T
T
c1
w
w
Column address
T
T
c2
c3
Advertisement
Table of Contents
