Hitachi H8S/2678 Series Reference Manual page 478

16-bit single-chip microcomputer
Table of Contents

Advertisement

DAR—DTC Destination Address Register
23
Bit
Initial value
*
Read/Write
*: Undefined
CRA—DTC Transfer Count Register A
15
Bit
Initial value
*
Read/Write
*: Undefined
CRB—DTC Transfer Count Register B
15
Bit
Initial value
*
Read/Write
*: Undefined
22
21
20
19
*
*
*
*
Specifies data transfer destination address
14
13
12
11
*
*
*
*
CRAH
Specifies number of DTC data transfers
14
13
12
11
*
*
*
*
Specifies number of DTC block data transfers
H'BC00 to H'BFFF
· · ·
· · ·
· · ·
· · ·
H'BC00 to H'BFFF
10
9
8
7
*
*
*
*
H'BC00 to H'BFFF
10
9
8
7
*
*
*
*
4
3
*
*
6
5
4
3
*
*
*
*
CRAL
6
5
4
3
*
*
*
*
DTC
2
1
0
*
*
*
DTC
2
1
0
*
*
*
DTC
2
1
0
*
*
*
461

Advertisement

Table of Contents
loading

Table of Contents