Uart0Ibrd (Uart0 Integer Baud Rate Register); Uart0Fbrd (Uart0 Fractional Baud Rate Register) - Wiznet W7500 Reference Manual

Internet offload processor

Hide thumbs Also See for W7500:

Table of Contents

[7:0] ILPDVSR – 8-bit low-power divisor value

These bits are cleared to 0 at reset

The divisor is 1.42MHz < ��

UART0IBRD (UART0 Integer Baud Rate Register)

Address offset: 0x0024

Reset value: 0x00

The UART0IBRD Register is the integer part of the baud rate divisor value.

[15:0] BAUD DIVINT – The integer baud rate divisor.

These bits are cleared to 0 on reset

Address offset: 0x0028

Reset value: 0x00

The UART0FBRD register is the fractional part of the baud rate divisor value.

W7500 Datasheet Version1.0.0

is nominally 1.8432MHz

< 2.12MHz, results in a low-power pulse duration of 1.41