Interrupts - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

In Master mode
Master Transmitter Mode:
In this mode, data is transmitted from master to slave before the master transmitter mode
can be entered and I2Cx_CTR must be initialized
Master Receiver Mode:
In this mode, data is received from slave to master before the master receive mode can be
entered and I2Cx_CTR must be initialized
In Slave mode
Slave Transmitter Mode:
In this mode, data is transmitted from slave to master and setting of I2Cx_SADDR must be
done.
Slave Receiver Mode:
In this mode, data is received from master to slave before the master transmitter mode can
be entered and setting of I2Cx_SADDR must be done.
21.3.9

Interrupts

2
The ��
can generate interrupt when the following conditions are observed:
Start conditions on bus detected
Stop conditions on bus detected
Timeout error
Master transaction completed
Slave transaction received
2
��
bus have separate interrupt signals.
W7500 Datasheet Version1.0.0
417 / 512

Advertisement

Table of Contents
loading

Table of Contents