Pwm Channel-0 Registers (Base Address : 0X4000_5000); Channel-0 Interrupt Register(Pwmch0Ir); Channel-0 Interrupt Enable Register(Pwmch0Ier) - Wiznet W7500 Reference Manual

Internet offload processor

Hide thumbs Also See for W7500:

Table of Contents

PWM Channel-0 Registers (Base address : 0x4000_5000)

Base address : 0x4000_5000

Address offset : 0x00

Reset value : 0x0000_0000

[0] MI – Match Interrupt

This bit is set by hardware and cleared by interrupt clear register.

O : Match interrupt does not occur.

1 : Match interrupt occurs.

[1] OI – Overflow Interrupt

This bit is set by hardware and cleared by interrupt clear register.

O : Overflow interrupt does not occur.

1 : Overflow interrupt occurs.

[2] CI – Capture Interrupt

This bit is set by hardware and cleared by interrupt clear register.

O : Capture interrupt does not occur.

1 : Capture interrupt occurs.

Base address : 0x4000_5000

Address offset : 0x04

Reset value : 0x0000_0000

W7500 Datasheet Version1.0.0