Gpiod Registers(Address Base: 0X4500_0000); Gpiod Data Register(Gpiod_Data); Gpiod Output Latch Register(Gpiod_Dataout); Gpiod Enable Set Register(Gpiod_Outenset) - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

15.10

GPIOD Registers(Address Base: 0x4500_0000)

15.10.1

GPIOD Data Register(GPIOD_DATA)

Address offset: 0x0000
Reset value: 0x----
31
30
29
res
res
res
15
14
13
DAT15
DAT14
DAT13
R
R
R
[15:0] DATy(y = 0..15)
READ as : Port input data bit
15.10.2

GPIOD Output Latch Register(GPIOD_DATAOUT)

Address offset: 0x0004
Reset value: 0x----
31
30
29
res
res
res
15
14
13
DAO15
DAO14
DAO13
R/W
R/W
R/W
[15:0] DAOy(y = 0..15)
READ as : Port out data bit
WRITE as : WRITE to GPIOD_DATAOUT register
15.10.3

GPIOD Enable Set Register(GPIOD_OUTENSET)

Address offset: 0x0010
Reset value: 0x0000
W7500 Datasheet Version1.0.0
28
27
26
res
res
res
12
11
10
DAT12
DAT11
DAT10
R
R
R
28
27
26
res
res
res
12
11
10
DAO12
DAO11
DAO10
R/W
R/W
R/W
25
24
23
22
res
res
res
res
9
8
7
6
DAT
DAT
DAT
DAT
9
8
7
6
R
R
R
R
25
24
23
22
res
res
res
res
9
8
7
DAO9
DAO8
DAO7
DAO6
R/W
R/W
R/W
R/W
21
20
19
res
res
res
5
4
3
DAT
DAT
DAT
5
4
3
R
R
R
21
20
19
res
res
res
6
5
4
3
DAO5
DAO4
DAO3
R/W
R/W
R/W
259 / 512
18
17
16
res
res
res
2
1
0
DAT
DAT
DAT
2
1
0
R
R
R
18
17
16
res
res
res
2
1
0
DAO2
DAO1
DAO0
R/W
R/W
R/W

Advertisement

Table of Contents
loading

Table of Contents