14.4.9 Pa_08 Pad Control Register; Pa_09 Pad Control Register - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

0 : Low driving strength
1 : High driving strength
[5] PA07_IE : Input buffer enable selection register of Pad PA_07
0 : Input buffer disable
1 : Input buffer enable
[6] PA07_CS – CMOS input or Summit trigger input selection register of Pad PA_07
0 : CMOS input buffer
1 : Summit trigger input buffer

14.4.9 PA_08 pad control register

Address offset : 0x020
Reset value : 0x0000_0030
31
30
29
28
res
res
res
res
15
14
13
12
11
res
res
res
res
res
[1:0] PA08_PUPD – Pull-up, Pull-down selection register of Pad PA_08
These bits are written by S/W.
00 : Neither
01 : pull-down
10 : pull-up
11 : Neither
[2] PA08_DS – Driving strength selection register of Pad PA_08
0 : Low driving strength
1 : High driving strength
[5] PA08_IE : Input buffer enable selection register of Pad PA_08
0 : Input buffer disable
1 : Input buffer enable
[6] PA08_CS – CMOS input or Summit trigger input selection register of Pad PA_08
0 : CMOS input buffer
1 : Summit trigger input buffer
14.4.10
Address offset : 0x024
Reset value : 0x0000_0030
W7500 Datasheet Version1.0.0
27
26
25
res
res
res
10
9
8
7
res
res
res
res

PA_09 pad control register

24
23
22
21
res
res
res
res
6
5
PA08_CS
PA08_IE
R/W
R/W
20
19
18
res
res
res
res
4
3
2
res
res
PA08_DS
R/W
196 / 512
17
16
res
1
0
PA08_PUPD
R/W

Advertisement

Table of Contents
loading

Table of Contents