Start/Stop Register (Ssr) - Wiznet W7500 Reference Manual

Internet offload processor
Hide thumbs Also See for W7500:
Table of Contents

Advertisement

18.20.2

Start/Stop Register (SSR)

Base address : 0x4000_5800
Address offset : 0x04
Reset value : 0x0000_0000
31
30
29
28
res
res
res
res
15
14
13
12
res
res
res
res
[0] SS0 – Channel 0 Timer/Counter Start or Stop.
0 : Timer/Counter stop.
1 : Timer/Counter start.
[1] SS1 – Channel 1 Timer/Counter Start or Stop.
0 : Timer/Counter stop.
1 : Timer/Counter start.
[2] SS2 – Channel 2 Timer/Counter Start or Stop.
0 : Timer/Counter stop.
1 : Timer/Counter start.
[3] SS3 – Channel 3 Timer/Counter Start or Stop.
0 : Timer/Counter stop.
1 : Timer/Counter start.
[4] SS4 – Channel 4 Timer/Counter Start or Stop.
0 : Timer/Counter stop.
1 : Timer/Counter start.
[5] SS5 – Channel 5 Timer/Counter Start or Stop.
0 : Timer/Counter stop.
1 : Timer/Counter start.
[6] SS6 – Channel 6 Timer/Counter Start or Stop.
0 : Timer/Counter stop.
1 : Timer/Counter start.
[7] SS7 – Channel 7 Timer/Counter Start or Stop.
0 : Timer/Counter stop.
1 : Timer/Counter start.
W7500 Datasheet Version1.0.0
27
26
25
24
res
res
res
res
11
10
9
8
res
res
res
res
23
22
21
20
res
res
res
res
7
6
5
4
SS7
SS6
SS5
SS4
R/W
R/W
R/W
R/W
19
18
17
16
res
res
res
res
3
2
1
0
SS3
SS2
SS1
SS0
R/W
R/W
R/W
R/W
375 / 512

Advertisement

Table of Contents
loading

Table of Contents