Master Mode; Figure 53. I2C Initial Setting - Wiznet W7500 Reference Manual

21.3.10

Master mode

21.3.10.1 Initialization
Figure 53 shows the command sequences available for the ��
CTEN in I2Cx_CTR =1?
CTRW in I2Cx_CTR =1?
W7500 Datasheet Version1.0.0
initial setting
Enable interrupts and/or in I2Cx_CTR
CORE_EN in I2Cx_CTR =1
ADDR10 in I2Cx_CTR =0
CTEN in I2Cx_CTR =1?
CTRW in I2Cx_CTR =0?
CTR_WRITE
CTR_READ
MO DE in I2Cx_CTR =1
clear CORE_EN in I2Cx_CTR =1
Set I2Cx_PRE / I2Cx_TO
Initia l E nd

Figure 53. I2C initial setting

2
master.
CTEN in I2Cx_CTR =0
depending on bit 0 of first byte
418 / 512