Wiznet W7500 Reference Manual page 27

Figure 38 PWM waveform with dead zone counter ........................................ 299
Figure 39 Capture event with no interrupt clear .......................................... 299
Figure 40 Capture event with interrupt clear .............................................. 300
Figure 41 The PWM setting flow .............................................................. 301
Figure 42 Block diagram of Dualtimer ....................................................... 378
Figure 43 The Dual timer setting flow ....................................................... 381
Figure 44 Watchdog timer operation flow diagram ........................................ 407
Figure 45. I2C Bus Configuration .............................................................. 412
Figure 46. I2C block diagram .................................................................. 413
Figure 47. Data Validity ......................................................................... 413
Figure 48. Bit Conditions ....................................................................... 414
Figure 49. START and STOP Conditions ....................................................... 415
Figure 50. RESTART Condition ................................................................. 415
Figure 51. 7-bit Slave address ................................................................. 415
Figure 52. Complete Data Transfer with a 7-bit slave address .......................... 416
Figure 53. I2C initial setting ................................................................... 418
Figure 54. Master TRANSMIT with ADDR10=0 in the I2Cx_CTR ........................... 419
Figure 55. Master Transmit with Repeated START .......................................... 420
Figure 56. Slave Command Sequence ........................................................ 421
Figure 57. UART0,1 Block diagram ............................................................ 443
Figure 58. UART character frame ............................................................. 443
Figure 59. UART divider flow chart ........................................................... 444
Figure 60. UART Initial setting flow chart ................................................... 444
Figure 61. Transmit and Receive data flow chart .......................................... 445
Figure 62. Hardware flow control description .............................................. 446
Figure 63. CTS Functional Timing ............................................................. 446
Figure 64. Algorithm for setting CTS/RTS flowchart ...................................... 447
Figure 65. SSP block diagram .................................................................. 477
Figure 66. DMA transfer waveforms .......................................................... 480
Figure 67. Texas Instruments synchronous serial frame format, single transfer ..... 484
Figure 68. Texas Instruments synchronous serial frame format, continuous transfers
................................................................................................ 485
Figure 69 Motorola SPI frame format, single transfer, with SPO=0 and SPH=0........ 486
Figure 70 Motorola SPI frame format, continuous transfers, with SPO=0 and SPH=0 486
Figure 71 Motorola SPI frame format, single and continuous transfers, with SPO=0 and
SPH=1 ......................................................................................... 487
Figure 72 Motorola SPI frame format, single transfer, with SPO=1 and SPH=0........ 488
Figure 73. Motorola SPI frame format, continuous transfers, with SPO=1 and SPH=0
................................................................................................ 489
W7500 Datasheet Version1.0.0
27 / 512