Pa_15 Pad Control Register; Pb_00 Pad Control Register - Wiznet W7500 Reference Manual

Internet offload processor

Hide thumbs Also See for W7500:

Table of Contents

[6] PA14_CS – CMOS input or Summit trigger input selection register of Pad PA_14

0 : CMOS input buffer

1 : Summit trigger input buffer

Address offset : 0x03c

Reset value : 0x0000_0030

[1:0] PA15_PUPD – Pull-up, Pull-down selection register of Pad PA_15

These bits are written by S/W.

00 : Neither

01 : pull-down

10 : pull-up

11 : Neither

[2] PA15_DS – Driving strength selection register of Pad PA_15

0 : Low driving strength

1 : High driving strength

[5] PA15_IE : Input buffer enable selection register of Pad PA_15

0 : Input buffer disable

1 : Input buffer enable

[6] PA15_CS – CMOS input or Summit trigger input selection register of Pad PA_15

0 : CMOS input buffer

1 : Summit trigger input buffer

Address offset : 0x040

Reset value : 0x0000_0030

W7500 Datasheet Version1.0.0

PA_15 pad control register